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Abstract

The Viterbi algorithm is commonly applied in a number of sensitive usage models including
decoding convolutional codes used in communications such as satellite communication, cellular relay, and wireless local area networks. Moreover, the algorithm has been applied to automatic speech recognition and storage devices. In this thesis, efficient error detection schemes
for architectures based on low-latency, low-complexity Viterbi decoders are presented. The
merit of the proposed schemes is that reliability requirements, overhead tolerance, and performance degradation limits are embedded in the structures and can be adapted accordingly.
We also present three variants of recomputing with encoded operands and its modifications
to detect both transient and permanent faults, coupled with signature-based schemes. The instrumented decoder architecture has been subjected to extensive error detection assessments
through simulations, and application-specific integrated circuit (ASIC) [32nm library] and
field-programmable gate array (FPGA) [Xilinx Virtex-6 family] implementations for benchmark. The proposed fine-grained approaches can be utilized based on reliability objectives
and performance/implementation metrics degradation tolerance.
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Chapter 1
Introduction
1.1

Viterbi Algorithm

The Viterbi algorithm was introduced in 1967 as an efficient method for decoding convolutional codes [1], widely used in communication systems [2].This algorithm is utilized for
decoding the codes used in various applications including satellite communication, cellular,
and radio relay. It has proven to be an effective solution for a lot of problems related to
digital estimation. Moreover, the Viterbi decoder has practical use in implementations of
high-speed (5 to 10 Gb/s) serializer-deserializers (SERDESs) which have critical latency constraints. SERDESs can be further used in local area and synchronous optical networks of 10
Gb/s. Furthermore, they are used in magnetic or optical storage systems such as hard disk
drive or digital video disk [3].
The Viterbi algorithm process is similar to finding the most-likely sequence of states, resulting in sequence of observed events and, thus, boasts of high efficiency as it consists of
finite number of possible states [4–7]. It is an effective implementation of a discrete-time finite state Markov process perceived in memoryless noise and optimality can be achieved by
following the maximum-likelihood criteria [8]. It helps in tracking the stochastic process state
using an optimum recursive method which helps in the analysis and implementation [9, 10]. A
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Figure 1.1: Viterbi decoder block diagram.
top-level architecture for Viterbi decoders is shown in Fig. 1.1. As seen in this figure, Viterbi
decoders are composed of three major components: branch metric unit (BMU), add-compareselect (ACS) unit, and survivor path memory unit (SMU). BMU generates the metrics corresponding to the binary trellis depending on the received signal, which is given as input to ACS
which, then, updates the path metrics. The survival path is updated for all the states and is
stored in the additional memory. SMU is responsible for managing the survival paths and giving out the decoded data as output. BMU and SMU units happen to be purely forward logic.
ACS recursion consists of feedback loops; hence, its speed is limited by the iteration bound
[11]. Hence, the ACS unit becomes the speed bottleneck for the system. M-step look-ahead
technique can be used to break the iteration bound of the Viterbi decoder of constraint length
K [12–18]. A look-ahead technique can combine several trellis steps into one trellis step, and
if M > K, then throughput can be increased by pipelining the ACS architecture, which helps in
solving the problem of iteration bound, and is frequently used in high-speed communication
systems. Branch metric precomputation (BMP) which is in the front end of ACS is resulted
due to the look-ahead technique and it dominates the overall complexity and latency for deep
look-ahead architectures. BMP consists of pipelined registers between every two consecutive
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steps and combines binary trellis of multiple-steps into a single complex trellis of one-step.
BMP dominates the overall latency and complexity for deep look-ahead architectures. Before
the saturation of the trellis, only add operation is needed. After the saturation of the trellis, add
operation is followed by compare operation where the parallel paths consisting of less metrics
are discarded as they are considered unnecessary.
Although Viterbi algorithm architectures are used commonly in decoding convolutional
codes, in the presence of very-large-scale integration (VLSI) defects, erroneous outputs can
occur which degrade the accuracy in decoding of convolutional codes.

1.2

Fault Diagnosis

A fault in a system can be defined as a deviation from the expected working of the system
which can be due to a defect of some components of the circuit. They can be temporary or
permanent. Permanent faults are called as Solid or Hard faults and can result due to the wearing out or breaking of components. Temporary faults can be referred to as soft faults and these
faults can be classified as intermiitent or transient as it occurs only at certain intervals of time.
An intermittent fault occurs when the component is developing a permanent fault. A transient
fault can result due to some external disturbance like power supply fluctuations. Depending
upon the effect of faults, they can be classified as parametric or logical. A parametric fault
causes a change in speed, voltage or current as it alters the circuit parameter magnitude, while
a logical fault ends up changing the Boolean function originally realized by the circuit. Delay
fault which results due to slow gates is an important parametric fault and it leads to problems
of critical races or Hazards. Fault extent can be local or distributed. A distributed fault affects multiple variables, whereas a local fault affects single variable. The clock malfunction
is an example of a distributed fault while a logical fault is an example of a local fault. With
the VLSI technology developing, the number of components on a single chip are increasing
drastically thus also increasing the probability of fault occurrence. Thus, this is an important
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research area.

1.2.1

Faults and Degrdation

Depending on the behavior of the system, logical faults represent the behavior of the system
modeled. Logical faults has three important classes:
A) Stuck-at-faults: A single stuck-at-fault happens when either one of the inputs or the
output of the logic gate is fixed at either a logic 1 (stuck-at-1) or a logic 0 (stuck-at-0). They
can be denoted by abbreviations as s-a-1 and s-a-0 respectively. This fault model is a good
representation for types of defects such as open circuits and short circuits. The stuck-at model
can also represent multiple faults which results when multiple signal lines are stuck at logic 0
or logic 1.
B) Bridging faults: Bridging faults occur when two or more than two signal lines are
accidentally connected together. They can be classified as:
i) Input Bridging: This bridging fault results when a definite number of primary input lines
are shorted.
ii) Feedback Bridging: This happens when there exists a short between an input and an
output line. This fault causes the circuit to either oscillate or convert to a sequential circuit.
It may occur between two or more signal lines or between the terminals of the transistor. In
CMOS circuits, depending upon the bridging resistance and the physical location, faults end
up manifesting as either stuck-open or stuck-at faults.
iii) Non-feedback Bridging: This category includes all the other remaining types of existing bridging faults apart from the above two types. If two lines happen to be physically close
to each other, the probability of them getting bridged is higher. In a positive logic, bridging
fault is assumed to behave as wired-AND with the dominant logic value being 0. In a negative
logic, bridging fault is assumed to behave as wired-OR with the dominant value being 1.
C) Delay Faults: Due to the occurrences of the statistical variations in the manufacturing
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processes, the probability of appearance of smaller defects which causes partial short or open
in a circuit, increases. Due to these defects, the circuit fails in meeting the timing specifications
without altering the logic function of the circuit. The transition of the signal might get delayed
from 1 to 0, or vice versa due to a small defect. This is called as delay fault. They are of two
types:
i) Gate Delay Fault: It helps in modeling defects which causes the propagation delay of the
faulty gate to exceed the worst case value specified. It can be used to model isolated defects
but not distributed defects.
ii) Path Delay Fault: It can be used to model both isolated and distributed defects. This
fault occurs when the propagation delay exceeds its specified limit along a circuit path.
D) Transition and Intermittent Faults: These can be classified as Temporary faults. Majority of the malfunctioning in the digital circuits results due to the temporary faults and these
are also difficult to detect and isolate. Transient faults are the non-recurring temporary faults
which occurs due to the fluctuations of the power supply or the circuit exposure to some external radiation like α-particle radiation. As there is no physical damage to the hardware, these
faults cannot be repaired and thus are major souce of failures. Intermittent faults results due
to poor designs, loose connections, or due to components which are partially defective. They
happen due to the deteriorating or aging of the components, external environmental conditions
like vibration, humidity, temperature etc. Intermittent faults is based on the protection of the
system from the physical environment through cooling, filtering, shielding etc.
In digital systems, errors can happen through variouis causes including alpha particles
from package decay, cosmic rays creating energetic neutrons and protons, and thermal neutrons. In advanced process technologies, errors can occur due to device shrinking, reduced
power supply voltages, and higher operating frequencies which increase the probability of
transient errors which can significantly affect reliability of computations. In addition, single
event upsets and single event transients are generated due to cosmic rays which create ener-
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getic protons and neutrons, thermal neutrons, random noise, or signal integrity problems all
resulting in device errors.
Degrdation in digital circuits can happen in many ways such as:
• Time-Dependent Dielectric Breakdown causes the leakage current affecting the transistor gates to increase, it results in short circuit.
• The phenomenon of Electromigration causes the metal ions to migrate thus leading to
voids and holes in interconnect. These can cause open or short circuits which can cause
faults.
• The Hot-carrier effect (HCE) can cause the threshold voltage in CMOS transistors to
increase and also results in the degradtion of electron mobility.

1.2.2

Fault Detection Techniques

The process of determining whether the circuit contains a fault or not is called as fault detection [19–22]. As it is important to counteract such natural faults in order to achieve fault
immunity and reliability, error detection has been an important part of a number of hardware
architectures in different domains, including various arithmetic unit sub-components [23, 24].
In previous work, reliable architectures have been devised to counteract natural or malicious
faults [25], e.g., cryptographic architectures immune to faults through concurrent error detection [26–38]. The different fault detection strategies can be classified as follows:
A) Concurrent Error Detection: It helps in detecting the faults in the circuit concurrently
with the normal operation of the circuit by making use of additional logic. It results in an error
if the resulting output is found different than the predicted output by the checker unit [39,
40].The error coverage can be improved greatly using the methods of duplication or including
parity check registers in the circuit. For improving the error coverage, the trade-off with area
or latency, or throughput can be made. The errors can be also detected by running the circuit
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twice, once with the original operands and the second time using encoded operands such that
different outputs are obtained. The checker will raise the error indication flaf incase of a
mismatch between the two ouputs. The operands can be encoded using different methods like
Recomputing with Shifted Operands (RESO), Recomputing with Rotated Operands(RERO),
also by a slight modification of the RESO model [41–43].
B) Off-Line Fault Detection: This method helps in identifying faults in FPGAs and
ASICs when they are not in operation with the use of additional circuitry. It helps in detecting manufacturing defects. Automated-Test-Pattern-Generator (ATPG) and Built-in-Self-Test
(BIST) are some examples of off-line test circuits. The fault detection process does not involve the original circuitry. It connects the device under test between a pattern generator and
an output response analyzer. In order to obtain full error coverage, it is important to check the
logic and interconnects and the configuration network. For the FPGAs [44, 45], the need of
a large number of test configurations has been eliminated as the additional testing circuitry is
built into the development boards by most of the recent consumer grade FPGAs [46]. BIST
does not interfere with the normal FPGA operation, and also covers clock networks and PLLs
which are complicated systems.
C) Roving Fault Detection: This method helps in pointing out the faulty location in the
FPGA circuit. It checks for defects in the FPGA by scanning it entirely and replaces those
defects with a test function. It basically helps in adapting the BIST techniques with minimum
increase in the area. In the roving detection, the entire FPGA is split equally into a number
of regions where one region carries out the BIST testing while the others undergo normal
operations. The speed of the roving method depends on the speed of the roving cycle as well
as on the operation time. It has been reported that the latency of the best roving methods is
less than one second.
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Objectives

In this thesis, we explore two approaches for two variants of sub-parts in the Viterbi algorithm. Specifically, we note that both area/power consumption and throughput/efficiency
degradations need to be minimized with respect to the proposed approaches; thus, we explore signature-based approaches resulting in better efficiency at the cost of area/power consumption, and recomputing with encoded operands to achieve permanent and transient error detection. For detecting the errors in the ACS unit, we utilize three variants, i.e., recomputing with shifted operands (RESO) [47], proposed modified RESO which has slightly
less fault resilience effectiveness; yet, lower induced overhead, and recomputing with rotated operands (RERO) [48]. Our architectures also include hardware redundancy techniques
through signature-based detection. Specifically for the adder components, we utilize a number of variants of self-checking based on two-rail encoding. The architectures to which the
schemes have been applied consist of two types of low-latency and low-complexity structures
of Viterbi decoders [3] with slight modifications.
We summarize the contributions of this thesis as follows:
• We propose error detection methods for the modified Viterbi decoder with the consideration of objectives in terms of performance metrics and reliability. The error detection
approaches along with the modifications help achieving high error coverage and through
the proposed improvements, performance boost can be achieved. Variants of recomputing with encoded operands on a number of architectures within the modified Viterbi
decoder as well as signature-based approaches (including modified self-checking based
on two-rail encoding) are presented as well. The mechanisms for making the proposed
structures immune to faults have not been presented before.
• We have extensively simulated the proposed error detection architectures and the obtained results help in benchmarking the error coverage. The results of our simulations
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show that the reliability of the proposed architecture can be ensured.
• Finally, our proposed error detection Viterbi decoders incorporating the error detection
approaches are implemented on application-specific integrated circuit (ASIC) [32nm library] and field-programmable gate array (FPGA) [Xilinx Virtex-6 family]. The results
indicate that the architectures can be reliably used. The proposed approaches can be
utilized based on reliability objectives and performance/implementation metrics degradation tolerance.

1.4

Thesis Outline

The structure of the thesis is as follows:
• CHAPTER 2: This chapter briefly explains the balanced binary grouping approach, the
look-ahead low-latency based architectures and provides an alternative to look-ahead
approach.
• CHAPTER 3: This chapter describes the proposed reliable architectures using unified
signature-based scheme and recomputing with the encoded operands for the CSA and
PCSA units.
• CHAPTER 4: The ASIC and FPGA benchmarks for the proposed architectures are
presented in this chapter.
• CHAPTER 5: The conclusions and possible future work are briefly discussed in this
chapter.

Chapter 2
Preliminaries
The preliminaries for the Viterbi decoder are presesented in this chapter.

2.1

Binary Grouping (BBG) Approach

This section focuses only on branch metric computation, leaving aside the operations of
compare-and-discard. An optimal approach of BBG is taken into consideration in order to
remove all redundancies which are usually responsible for longer delay and extra complexity,
since various paths share common computations. Branch metrics computation is said to be
carried out sequentially for a conventional Viterbi decoder. When two consecutive binarytrellis steps are combined, for each state, there are two incoming and two outgoing branches,
and the computational complexity is 4 × N. As the results do not depend on the order of the
trellis combination, the way the trellis steps are grouped and combined helps in determining
the computational complexity. The combination in a backward nested procedure can be explained as follows. The main M-step trellises are divided into two groups consisting of m0 and
m1 trellis steps. The binary decomposition on each subgroup goes on till it becomes a single
trellis step. The decomposition helps in removing maximum possible redundancy and, thus,
helps achieve minimum delay and complexity. Finally, it can be verified that the complexities

11

2.2 Look-ahead-based Low-Latency Architectures
involved in the BBG approach are less as compared to the ones in the intuitive approach.

2.2

Look-ahead-based Low-Latency Architectures

This approach is a highly-efficient design approach based on the BBG scheme for a general
M which provides less or equal latency, and also has much less complexity compared to other
existing architectures [3]. For constraint length K and M-step look-ahead, the execution of
BMP is done in a layered manner. An M-step trellis is a bigger group consisting of
groups with a trellis of K-step. Thus, the total numbers of P1 processors needed are

M
K
M
K

suband

each P1 is responsible for computing K-step trellises. Accordingly, we have the complexities
and latencies of P1 and P2 as Comp.P1 = N(∑ki=2 2i ) + N 2 , Comp.P2 = N 2 (N − 1) + N 3 , and
Lat.P1,P2 = K, where N = 2k−1 is the number of trellis states. For P1 processors, the complexity of add operation is N ∑ki=2 2i and that of the “compare” operation is N 2 . Similarly, for P2
processors, the complexity of add operation is N 2 (N − 1) and that of the compare operation is
N 3 . For both P1 and P2 processors, the latency is same, i.e., K; however, the complexity of
P2 is larger than that of P1. As the BBG approach is very efficient in computing the branch
metrics, more operations of trellis combination can be allotted into BBG-based P1 processors
in order to reduce the number of P2 processors as they are expensive in terms of complexity.
The trellis Steps L, which is computed in the P1 processors, has the constraint of being less
than 2 × K in order to make sure that the latency feature is not lost. The number of groups Ng
can be determined by Ng = 2⌊log2 ( K )⌋ .
M

The overall layered structure of the Viterbi algorithm is shown in Fig. 2.1 (in this figure,
i, j ∈ [1, N] and l ∈ [1, K]). As seen in this figure, within two layers (shown by Layer 1 and
Layer 2 in Fig. 2.1), we have Ng steps, going through P1 and P2 processors. In each L-level
P1 processor, the initial step combination is performed using the BBG approach, followed by
concatenated add–compare operations executed one step at a time for the remaining L−K-step
phase-II computation. In Layer 2, the outputs of P1 processors are combined for computing
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the final equivalent complex trellis. This figure also shows the P1 processor architecture based
on the BBG algorithm. In Layer 1, although P1 leads to longer latency, as the depth of Layer
2 is reduced as well, latency penalty in not incurred.

2.3

Alternative to Look-ahead Approach

As the state nodes are connected pairwise, there are a total of N 2 connections, consisting of
2(M−K+1) parallel paths. The number of parallel paths increases exponentially with respect to
M, thereby, increasing the complexity. Generally, the exponential increase of parallel paths
is avoided by a compare operation performed in each binary-trellis steps combination, thus,
the parallel paths with less metrics are always discarded. Nonetheless, each of such addcompare operations results in a substantial amount of latency. The complexity efficiency of
look-ahead depends on constraint length of Viterbi decoder. For larger constraint lengths,
latency reduction is achieved at the expense of prohibitive computational complexity which
limits the application of look-ahead-based architectures.

Layer-2

Layer-1

P1

P1

L2- step

P2
(ACS)

L1- step

P2
(ACS)

P1

P2
(ACS)

LNg-1 - step

P1

LNg - step
CS

BBG(K,K): M-level look-ahead

λL

λ K+1

BBG(K,K)

P1 processor

ACS

Λk

ACS

Λk+1

ACS

ΛL

2.3 Alternative to Look-ahead Approach
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Figure 2.1: Overall layered structure including the P1 processor architecture.

Chapter 3
Proposed Reliable Architectures
It is well-known that in different variants of concurrent error detection, either redundancy in
hardware, i.e., increase in area/power/energy consumption, e.g., through error detection codes
such as hamming codes, or redundancy in time, adding negligible area overhead at the expense
of higher total time (throughput and latency), is performed.
In this thesis, we utilize recomputing with encoded operands, where, the operations are
redone for different operands for detecting errors. During the first step, operands are applied
normally. In the recomputed step, the operands are encoded and applied and after decoding,
the correct results can be generated. Moreover, through signature-based schemes, we propose
schemes through which both transient and permanent errors can be detected.

3.1

Unified Signature-based Scheme for CSA and PCSA Units
within BMP

The sequential branch metric computation unit is shown in Fig. 3.1. In order to make the
ACS structure fast, parallelization of add and compare operations within the ACS itself is done
(which leads to the reduction of iteration bound delay by 50%). For achieving that, the number
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of states is doubled and the channel response is extended by an extra bit. For a complex trellis
to have P-level parallelism, there should be 2P parallel paths for each branch. For the initial
K − 1 steps, there is no compare operation, but for the remaining M − K + 1 steps, the add
operation is followed by a compare operation which helps in eliminating parallelism. Add and
compare operations need to be performed sequentially. For this algorithm, as seen in Fig. 3.1,
the order of operations from add-compare is changed to compare-add and that is attributed as
a carry-select-add (CSA) unit. The pre-computed CSA (PCSA) is its speed-optimized variant,
the details are not presented for the sake of brevity (the PCSA architecture is preferred only
for large K and small M values).
Sequential BMP
A

CSA/PCSA Unit
CSA: compare-select-add
PCSA: pre-computed CSA

CS

Compare-select (CS)unit

parallel branch metrics

Ȝm

BBG(K,K)

sign bit

Ȝ K+1

+
+

M
U
X

CSA/PCSA Unit
A

Ȝ

ȁM

M

CS

Figure 3.1: Sequential branch metric computation unit including CSA (PCSA) structures.
We utilize signature-based prediction schemes for the CSA and PCSA units. We note
that even a single stuck-at fault in such units may lead to erroneous (multi-bit) result (the
error may also propagate to the circuitry which lies ahead of the affected location, with the
domino effect propagated system-wise). Signatures (single-bit, multiple-bit, or interleaved
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parity, cyclic redundancy check, and the like, to name a few) are employed in our proposed
scheme for all the registers. Moreover, self-checking adders based on dual-rail encoding are
included for the adder modules.
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Figure 3.2: The CSA signature-based error detection approach (the shaded adders are variants
of the original ones with the proposed error detection schemes).
As shown in Figs. 3.2 and 3.3, respectively, in the CSA unit, there exists a single multiplexer whereas for the PCSA unit, the original design contains two multiplexers, for which
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the results of the original and the duplicated multiplexers are compared using an XOR gate
whose output is connected as one of the inputs to the OR gate. The input and output registers
are incorporated with additional signatures, e.g., single-bit, multiple-bit, or interleaved parity,
cyclic redundancy check, to detect faults (in figures, “P” denotes parity but it could be a chosen signature based on the overhead tolerance and reliability constraints). An OR gate for the
units is required to derive the error indication flags. The OR gate raises the error indication
flags (CSA_Error in case of the CSA unit and PCSA_Error in case of the PCSA unit) in case
an error is detected.
Register ȁp1m(i,p)

Register ȁp2m(i,p)

P

P

Subtractor

Register ȁp,jm

P

Adder

M
U
X

Register ȁp1m+1(p,j)

P

Register ȁp1m+1(i,k)

P

M
U
X

Adder

Register ȁp,km

P

Adder

M
U
X

M
U
X

Adder

PCSA_Error

Figure 3.3: Signature-based PCSA error detection (the shaded adders include the proposed
error detection schemes).
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The CSA signature-based error detection approach (the shaded adders are variants of the
original ones with the proposed adders included in both CSA and PCSA units, we have used
self-checking adders as shown in Fig. 3.4 (some previous works include [35, 36, 49–52]). As
shown in this figure, the adders are cascaded to implement a self-checking adder of arbitrary
size. It consists of five two-pair two-rail checkers and also four full adders and two multiplexers are repeated n times. For the normal operation, no additional delay has resulted due
to self-checking feature. The checker has two pairs of inputs driven in such a way that in the
fault free scenario, the outputs are equal pairwise. This is performed using XNOR gates and
appropriate connections. There are two outputs from the checker and the outputs are also in
two-rail form as the inputs. Even if one of the inputs of the checker has a fault, the output is
not in two-rail form and, thus, an error indication flag is raised to indicate that a fault has been
incurred in the system.
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Figure 3.4: Self checking adder in the proposed scheme.
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The adders as shown in Fig. 3.5 can also be implemented in both CSA and PCSA designs
using the modified self-checking adder [53].In this variant, two n-bit ripple carry adders are
used to precompute the sum bits with complemented values of carry-in, i.e., 0 and 1, and the
original value of carry-in is used to select the actual sum bits. We employ this new adder [24]
in the architectures and evaluate its performance and efficiency. Fig. 3.5 shows the design
module of this variant for self-checking carry-select adder; the area overhead of which is
found to be in the range of 20%-35% based on the input bit-size. An important modification
done in this new adder is the inputs given to the two-pair two-rail checker. For carrying out the
implementation for n bits, it needs (n − 2) AND gates, (n + 1) MUXes, (n − 1) XNOR gates,
(2n) full adders, and (n − 1) two-pair two-rail checkers.
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Figure 3.5: A variant of self checking adder utilized in the devised approach.
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Recomputing with Encoded Operands for CSA and PCSA

In this section, the error detection CSA and PCSA architectures are designed through recomputing with encoded operands, e.g., RERO, RESO, and variants of RESO, as shown in Figs.
3.6 and 3.7 with the locations of error detection modules shaded. Since this approach takes
more number of cycles for completion, to alleviate the throughput degradation, the architecture is pipelined in the following fashion. First, pipeline registers are added to sub-pipeline
the architectures, assisting in dividing the timing into sub-parts. The original operands are fed
in during the first cycle. Nonetheless, during the second cycle, the second half of the circuit
operates on the original operands and the first half is fed in with the rotated operands.
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Figure 3.6: Recomputing with encoded operands for CSA.
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For the CSA and PCSA architectures in Figs. 3.6 and 3.7, we also employ RESO and a
RESO variant scheme for fault diagnosis. Both CSA and PCSA units consist of four inputs,
each of them are passed in its original form and in the left shifted or rotated form to one of
the multiplexers. If the select lines of these multiplexers are set to the first run, the original
operands are passed without any change. If these are set to second run, the second (modified,
i.e., left shifted/rotated) operands are passed. For the CSA unit, the inputs are fed to the
subtractor and also to the multiplexer whose select line is set by the comparator. This serves
as the design of compare-select unit. The output of the multiplexer is replicated and asserted
as one of the inputs to two adders included in the design. The outputs of both of the adders are
the outputs of the CSA unit. These are passed through the demultiplexers and the outputs of
the demultiplexers are compared using an XOR gate, and the error indication flag is raised in
case of an error. For the PCSA unit, the first two inputs are fed to the comparator which acts
as the select line for the two multiplexers driven by the four adders used in the design. The
other two inputs in combination with the previous inputs are given to the adders. The outputs
of the two multiplexers are the outputs of the PCSA unit and to ensure that they are error-free,
the outputs are passed through separate demultiplexers.
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Figure 3.7: PCSA error detection through recomputing with encoded operands.
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We have utilized RESO which performs the recomputation step with shifted operands, i.e.,
all operands are shifted left or right by k bits (this method is efficient in detecting k consecutive
logic errors and k − 1 arithmetic errors). For CSA and PCSA architectures in Figs. 3.6 and
3.7, let us assume g(x, y) is the result of the operation which is stored in a register. The
same operation is performed again with x and y shifted by certain number of bits. This new
result g′ (x, y) is stored and the original result g(x, y) can be obtained by shifting g′ (x, y) in
the opposite direction. Another used method in the proposed scheme is a modified version
of the RESO scheme and this modification is that the bits that shift out are not preserved.
This signifies that the total number of bits required for operation is only “n” bits and, hence,
becomes more advantageous in terms of hardware cost than RESO and RERO methods, as
pointed out in Figs. 3.6 and 3.7. In modified RESO, only (n − k) LSBs of g(x) are compared
with the shifted (n − k) LSBs of g′ (x). This approach is a compromise between the area/power
consumption and the error coverage.
In order to execute the RERO method, we have added low hardware overhead to the initial
design. RERO is used for detecting errors concurrently in the arithmetic units. Considering
two n-bit rotations R and R−1 , suppose the input to an arithmetic function is x and g(x) is
the output such that g(x) = R−1 × (g(R(x))). The result of g(x) computation happens to be
the result of first run and R−1 × (g(R(x))) computation happens to be the second run. For
both the CSA and PCSA units, we have used the RERO scheme in Figs. 3.6 and 3.7. The
first challenge in RERO for in Figs. 3.6 and 3.7 is to avoid the interaction between the MSB
and LSB of the original operand during the recomputation operation. The second challenge
in RERO for CSA and PCSA architectures is to ensure performance enhancements through
sub-pipelining to increase the frequency and alleviate the throughput overhead as part of the
FPGA and ASIC implementations. Finally, let us present a general approach for alleviating
the throughput degradations of the proposed schemes. Suppose a number of pipeline registers
have been placed to sub-pipeline the structures to break the timing path. Let us denote the n
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segments of the pipelined stages by ∆1 - ∆n . In a typical assertion, the original input can be first
applied (to ∆1 ) and in the second cycle, while the second half (∆2 ) of the architecture executes
the first input, the encoded variant of the first input is fed. This trend can be scaled to n stages
for normal (N) and encoded (E) operands.

2n
Cycles

En
En-1 En

Stages

N1 N2 E1
N1 N2

Nn/2 Nn/2-1

En

Figure 3.8: Compromise in asserting the encoded operands (can be tailored based on reliability
constraints).
We have shown in Fig. 3.8 an approach based on which a compromise for the assertions
is performed. Depending on the requirements, one can fulfill various reliability constraints.
As seen in Fig. 3.8, a number of cycles are considered with the normal operands shown by
N1 − Nn and the encoded operands shown by E1 − En . Let us assume that N1 is asserted at the
beginning (first stage and first cycle). We have a number of options in the second cycle, e.g.,
asserting the second normal operand (N2 ) or the first encoded operand (encoded variant of N1
which is E1 ). Fig. 3.8 shows the former option as an example. In the third cycle, many options
exist, among which asserting E1 has been chosen to depict in Fig. 10. This trend continues and
after 2n cycles, one has En , En−1 , ..., Nn/2 as the entries to various stages. Such an approach
ensures lower degradation in the throughput at the expense of more area overhead and can be
tailored extensively based on the overhead tolerance and the reliability requirements.

Chapter 4
Benchmarks and Assessments
In what follows, we present the results of our error simulations. Then, both ASIC and FPGA
implementation results are presented for benchmark.

4.1

Simulations for Fault Injection Models

The fault coverage of the proposed architectures has been assessed by subjecting them to a
fault model which considers permanent, transient, and single/multiple-bit stuck-at faults. The
proposed error detection schemes are capable of detecting both permanent and transient faults.
We inject faults at different locations and monitor the error indication flags. The fault model
applied for evaluating the proposed error schemes has been realized through linear feedback
shift registers (LFSRs) to generate pseudo-random test patterns.
For single stuck-at faults for signature-based schemes of CSA and PCSA blocks, the coverage is 100 percent (which can be analytically proved as well) and simulations are performed
extensively to confirm that. In the signature-based schemes of CSA and PCSA blocks, permanent and transient faults can be detected and the blocks predicting the signatures are included
in different sub-parts of the architecture. For multiple stuck-at faults, the fault coverage obtained is very high, i.e., 99.998% and 99.999%, respectively, for CSA and PCSA.
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Table 4.1: Area, delay, and power consumption benchmark on ASIC for CSA architecture.
Architecture
CSA
CSA_RESO (+ 2 bits)
CSA_RERO (+1 bit)
CSA_M_RESO

Area (µm2 ) Gate equi. (GE)
486.17
319
603.84
396
547.17
359
488.66
320

Delay (ns) Power (µW )
1.24
90.64
1.51
98.60
1.26
91.04
1.26
90.89

Area over.
24.20%
12.55%
0.51%

Delay over. Power over.
21.77%
8.78%
1.61%
0.44%
1.61%
0.28%

For RERO, RESO, and modified RESO, the architectures of CSA and PCSA require two
runs for detecting transient and permanent faults. The simulation results obtained show that for
RESO, 99.612% fault coverage is obtained for 99,675 injected faults for CSA, and 99.740%
fault coverage for 99,727 injected faults for PCSA. Moreover, for RERO, the fault coverage is
99.861% for 99,724 injected faults for CSA, and 99.901% for 99,742 injected faults for PCSA.
Lastly, for modified RESO, the fault coverage of 99.485% is obtained for 99,779 injected
faults for CSA, and 99.631% is the fault coverage for 99,679 injected faults for PCSA. In the
following section, it is shown that such fault coverage is at the expense of acceptable overheads
on ASIC and FPGA platforms.

4.2

ASIC and FPGA Implementations

We present the ASIC implementation results for TSMC 32-nm library and the FPGA implementation results for Virtex-6 family (xc6vlx75t-3ff484 device) using Xilinx ISE 14.7.
For ASIC, we use Synopsys Design Compiler, and all the design constraints are set the
same for different architectures for fair comparison. Moreover, medium map and optimization
efforts are used for all the designs. The overhead results for ASIC are obtained for of the
area [µm2 ], the NAND-gate equivalency (denoted as gate equivalent [GE] and used as the
architecture area over that of a two-input NAND gate in 32nm TSMC which is 1.524864
µm2 ), the delay (ns), the power consumption (µW ) at the typical chosen frequency of 50
MHz, the throughput (Gbps), and the efficiency (which is defined as the throughput over area,
i.e., Gbps/µm2 ).
For FPGA, we use Xilinx ISE 14.7 with the same design constraints for different architec-
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Table 4.2: PCSA area, delay, and power consumption benchmark on ASIC.
Architecture
PCSA
PCSA_RESO (+ 2 bits)
PCSA_RERO (+ 1 bit)
PCSA_M_RESO

Area (µm2 ) Gate equi. (GE) Delay (ns) Power (µW )
590.8
387
0.85
88.99
731.6
480
1.01
109.54
661.7
434
0.93
100.86
594.7
390
0.87
89.88

Area over. Delay over. Power over.
23.83%
19.39%
23.09%
12.00%
9.93%
13.34%
0.66%
2.25%
1.00%

Table 4.3: CSA benchmark through Xilinx Virtex-6 (xc6vlx75t-3ff484 device) FPGA family.
Architecture
Slices Delay (ns) Slice overhead Delay overhead
CSA
14
0.79
CSA_RESO
16
0.89
14.29%
12.52%
CSA_RERO
16
0.85
14.29%
7.46%
CSA_M_RESO
14
0.80
negligible
1.14%
tures. The overhead evaluation for FPGA are obtained for of the area (in terms of number of
occupied slices, knowing that slice registers and look-up tables are within), the delay (ns), the
throughput (Gbps), and the efficiency (Gbps over the number of occupied slices).
The architectures have been designed with the design entry Verilog HDL. The implementations have been carried out for the original architectures as well as error detection schemes.
The results of our benchmark on FPGA and ASIC are presented in Tables 4.1, 4.2, 4.3, 4.4,
4.5, 4.6.
As seen in Tables 4.1 and 4.2, ASIC benchmark results for CSA and PCSA are presented
for the original architectures, RESO with two bits [CSA_RESO (+ 2 bits) and PCSA_RESO
(+ 2 bits)], RERO [CSA_RERO (+1 bit) and PCSA_RERO (+1 bit)], modified variant of
RESO in which no additional bit is added [CSA_M_RESO and PCSA_M_RESO], and also
for signature-based architectures [CSA_S and PCSA_S]. RESO has higher overheads (still at
most 24.20%) compared to RERO and modified RESO variants which have 12.55% [0.51%],
1.61% [1.37%], 0.44% [0.28%] (for area, delay, and power consumption of CSA) and 12.00%
[0.66%], 9.93% [2.25%], 13.34% [1.00%] (for area, delay, and power consumption of PCSA).
It is noted that for signature-based CSA, based on the summations of total two-rail checkers
(two), we have also derived the area overhead of 17.67%, the delay overhead of 2.02%, and
the power consumption overhead of 13.48%. Furthermore, for the signature-based scheme
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Table 4.4: Xilinx Virtex-6 FPGA implementations for PCSA.
Architecture
Slices Delay (ns) Slice overhead Delay overhead
PCSA
14
0.82
PCSA_RESO
19
0.92
35.71%
12.18%
PCSA_RERO
19
0.90
35.71%
9.62%
PCSA_M_RESO
14
0.83
negligible
1.10%
Table 4.5: Throughput, efficiency, and energy consumption benchmark on ASIC for CSA and
PCSA.
Mbps
Architecture

CSA
CSA_RESO (+ 2 bits)
CSA_RERO (+1 bit)
CSA_M_RESO
PCSA
PCSA_RESO (+ 2 bits)
PCSA_RERO (+1 bit)
PCSA_M_RESO

Throughput (Gbps) Efficiency ( µm2 ) Energy ( f J)
6.45
5.30
6.35
6.35
9.41
7.92
8.60
9.19

14.0
8.7
11.6
13.0
15.9
10.8
13.0
15.5

112.4
148.8
114.7
114.5
76.5
110.1
93.1
78.3

Throughput deg. Efficiency deg. Energy over.
17.83%
1.55%
1.55%
15.80%
8.61%
2.33%

37.8%
17.1%
7.1%
32.1%
18.2%
2.5%

32.1%
2.1%
2.0%
44%
22%
3%

of PCSA, which takes into account four checkers, the area overhead of 21.49%, the delay
overhead of 15.57%, and the power consumption overhead of 13.62% are achieved.
Tables 4.3 and 4.4 show the results of our FPGA implementations for CSA and PCSA.
Similar to the ASIC results, we get lower overheads for RERO and modified RESO for
the FPGA implementations, i.e., 14.29% [negligible] and 7.46% [1.14%] (for area and delay of CSA) and 35.71% [negligible] and 9.62% [1.10%] (for area and delay of PCSA). For
signature-based CSA, we have also derived the area overhead of 14.89% and the delay overhead of 2.78%. Moreover, for the signature-based scheme of PCSA, the area overhead of
29.79% and the delay overhead of 1.58% are achieved.
Table 4.5 shows the throughput, efficiency, and energy benchmark on ASIC for CSA and
PCSA. It can be observed that RESO (CSA and PCSA) has higher energy and throughput overheads, i.e., 37.8% [32.1%] and 17.83% [15.80%] (for efficiency and throughput). The modified RESO (CSA and PCSA) demonstrates the lowest overheads for efficiency and throughput,
i.e., 7.1% [2.5%] and 1.55% [2.33%] (for efficiency and throughput). Table 4.6 represents the
efficiency and throughput benchmark for FPGA implementations. Similar to the ASIC bench-
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Table 4.6: Xilinx Virtex-6 FPGA implementations for throughput and efficiency benchmark
for CSA and PCSA.
Mbps
Architecture
Throughput (Gbps) [over.] Efficiency ( #Slice
) [over.]
CSA
10.1
721
CSA_RESO
8.9 [10.9%]
561 [22.2%]
CSA_RERO
9.4 [6.9%]
588 [18.4%]
CSA_M_RESO
10.0 [1.0%]
714 [2.4%]
PCSA
9.7
692
PCSA_RESO
8.7 [10.3%]
457 [33.9%]
PCSA_RERO
8.8 [9.3%]
467 [32.5%]
PCSA_M_RESO
9.6 [1.0%]
687 [0.7%]
mark results, the overheads obtained for RESO (CSA and PCSA) are slightly high, i.e., 22.2%
[33.9%] and 10.9% [10.3%] (for efficiency and throughput) and lowest for modified RESO
(CSA and PCSA), i.e., 2.4% [0.7%] and 1% [1%] (for efficiency and throughput).
One can refer to [54]-[67] for similar sub-block works on fault detection in cryptography.

Chapter 5
Conclusions
In this thesis, we presented fault diagnosis models for the CSA and PCSA units of lowcomplexity and low-latency Viterbi decoder. The simulation results for the proposed methods of RESO, RERO, modified RESO, parity and self-checking adder based designs for both
CSA and PCSA units show very high fault coverage (almost 100 percent) for the randomly
distributed injected faults. The proposed architectures has been successfully implemented on
Xilinx Virtex-6 Family and also by using the 32nm library using Synopsys Design Compiler
for the ASIC implementation. Also, the ASIC and FPGA implementation results show that
overheads obtained are acceptable. Thus the proposed models are reliable and efficient.

5.1

Future Work

This thesis work focussed on performing the fault detection on the CSA unit and the PCSA
unit. The work can be extended by performing fault detection for the different binary-trellis
groups using the parity registers and duplicating the adders.
Recomputing with encoded operands and unified signature-based scheme were used to
detect faults in this work. In future, the proposed architectures can be tested with other fault
detection techniques like off-line error detection schemes and roving fault detection method.
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